

COMMON EVALUATION PLATFORM

A Surrogate System on Chip (SoC) for Security Assessments

Brendon Chetwynd

10 April 2019



DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. This material is based upon work supported under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the U.S. Air Force. Delivered to the U.S. Government with Unlimited

Rights, as defined in DFARS Part 252.227-7013 or 7014 (Feb 2014). Notwithstanding any copyright notice, U.S. Government rights in this work are defined by DFARS 252.227-7013 or DFARS 252.227-7014 as detailed above. Use of this work other than as specifically authorized by the U.S. Government may violate any copyrights that exist in this work. © 2019 Massachusetts Institute of Technology.



Outline




- **CEP Background**
- **AISS Role**
- **Next Steps**
- **Summary**



CEP Overview


CEP 2.0 High-level Architecture





CEP Overview

CEP 2.0 High-level Architecture



Feature Highlights


- Accelerators for common DoD functions including DSP and secure communications
- Verification test suite for validating baseline functionality
- Annotated / labeled security-sensitive design elements

DoD – Department of Defense, DSP – Digital Signal Processing



CEP Overview

CEP 2.0 High-level Architecture



Feature Highlights

- Accelerators for common DoD functions including DSP and secure communications
- Verification test suite for validating baseline functionality
- Annotated / labeled security-sensitive design elements

An open-source benchmark-enabling design


- **Scale:**
 - Sufficient SoC complexity to stress defensive tool-flows and IP
- **Diversity:**
 - Mission-relevant surrogate modules offer diversity of functions
- **Releasability:**
 - Open-source license module permits free distribution to all performers
- **Extensibility:**
 - Module approach offers easy adaptation to meet emerging program objectives

IP – Intellectual Property



CEP Overview

CEP 2.0 High-level Architecture



Feature Highlights

- Accelerators for common DoD functions including DSP and secure communications
- Verification test suite for validating baseline functionality
- Annotated / labeled security-sensitive design elements

An open-source benchmark-enabling design

- **Scale:**
 - Sufficient SoC complexity to stress defensive tool-flows and IP
- **Diversity:**
 - Mission-relevant surrogate modules offer diversity of functions
- **Releasability:**
 - Open-source license module permits free distribution to all performers
- **Extensibility:**
 - Module approach offers easy adaptation to meet emerging program objectives

The CEP is an extensible, license-unencumbered surrogate SoC that will enable evaluation of AISS tools and techniques



CEP – Security Reference Architecture



Benefit to performers:

Enables developmental test and evaluation of security techniques on surrogate system

Benefits to transition partners:


Enables risk-reducing collaboration with sensitive project tapeouts and program schedules

An open-source benchmark-enabling design




- **Scale:**
 - Sufficient SoC complexity to stress defensive tool-flows and IP
- **Diversity:**
 - Mission-relevant surrogate modules offer diversity of functions
- **Releasability:**
 - Open-source license module permits free distribution to all performers
- **Extensibility:**
 - Module approach offers easy adaptation to meet emerging program objectives



CEP Roadmap (to date)



COMMON EVALUATION PLATFORM



CEP Version	v1.1	v1.2	v2.0
Processor	mor1k	mor1k	RISC-V*
Bus	Wishbone	AXI4-Lite	AXI4-Lite
OS Support	None	None	None
ASIC Optimized	- Minimized FPGA specific logic		
Test Suite / Documentation / Other	<ul style="list-style-type: none"> Unit C code (sim + HW) Expanded documentation 	<ul style="list-style-type: none"> Unit C code (sim + HW) Waveforms (sim) Regression (sim + HW) 	<ul style="list-style-type: none"> Unit C code (sim + HW) Waveforms (sim) Regression (sim + HW)
Languages	Verilog	SystemVerilog, Verilog, VHDL	Mixed + Chisel
Release Date	July '18 ✓	Nov '18 ✓	Apr '19
Notes			<ul style="list-style-type: none"> Labeled Security Targets Misc. Code Cleanup

*Air Force Research Lab RISC-V / University of California Berkley Rocket Chip

OS – Operating System, RISC – Reduced Instruction Set Computer, AXI – Advanced Extensible Interface, FPGA – Field Programmable Gate Array, HW – Hardware, sim – Simulation, VHDL – VHSIC Hardware Description Language




Outline




- CEP Background
- AISS Role
- Next Steps
- Summary



AISS Application: Reference Architecture for IV&V



COMMON EVALUATION PLATFORM



- CEP reference architecture can be run through AISS tool workflow
- Independent Verification & Validation (IV&V) team collects metrics (performance, security, and design efficiency)
- Assessments and reports facilitated by reference architecture comparison



IC Security Challenges & CEP Role



DARPA On-chip Security Reference Model

Malicious Hardware

insertion of hidden functionality secretly triggered to deliver disruptive payloads

Reverse Engineering

interpret design intent from available and derived representation to understand secret or confidential algorithms

Side Channel

extract secret information from the IC through communication channels other than those intended by the design

Supply Chain

non-genuine IC sold as real, but realized through cloning, counterfeiting, recycling, remarking

IC – Integrated Circuit



IC Security Challenges & CEP Role



DARPA On-chip Security Reference Model	Security Objectives
Malicious Hardware insertion of hidden functionality secretly triggered to deliver disruptive payloads	1. Design Integrity USG seeks to make make malicious modifications either <i>infeasible</i> or readily <i>detectable</i>
Reverse Engineering interpret design intent from available and derived representation to understand secret or confidential algorithms	2. Design Confidentiality USG seeks to make: 2.a. The SoC not available to non-approved users, or 2.b. RE intractable for the lifetime of the IP block
Side Channel extract secret information from the IC through communication channels other than those intended by the design	3. Data Confidentiality USG seeks to protect data running on the deployed chip, protecting critical information <i>in situ</i> .
Supply Chain non-genuine IC sold as real, but realized through cloning, counterfeiting, recycling, remarking	4. Device Integrity USG seeks to detect and prevent deployment of non-authentic or non-genuine parts

USG – United States Government, RE – Reverse Engineering, IP – Intellectual Property



IC Security Challenges & CEP Role



DARPA On-chip Security Reference Model

Security Objectives

Malicious Hardware

insertion of hidden functionality secretly triggered to deliver disruptive payloads

Reverse Engineering

interpret design intent from available and derived representation to understand secret or confidential algorithms

Side Channel

extract secret information from the IC through communication channels other than those intended by the design

Supply Chain

non-genuine IC sold as real, but realized through cloning, counterfeiting, recycling, remarking

1. Design Integrity

USG seeks to make malicious modifications either *infeasible* or readily *detectable*

2. Design Confidentiality

USG seeks to make:
2.a. The SoC not available to non-approved users, or
2.b. RE intractable for the lifetime of the IP block


3. Data Confidentiality

USG seeks to protect data running on the deployed chip, protecting critical information *in situ*.

4. Device Integrity

USG seeks to detect and prevent deployment of non-authentic or non-genuine parts


Common Evaluation Platform







AISS Application:

Benchmarking Security Techniques w/ Evaluation Targets



Example: automated application of guard wires during routing, scaled to the available size tolerance

Increased quantity and diversity of guard wires



1: Design Integrity: Labeled security-critical (SC) wires identify targets for Trojan to influence or effect

Enables evaluation of AISS technique's ability to protect security-critical wires from modification, i.e. "Malicious Hardware"

2: Design Confidentiality


3: Data Confidentiality

4: Device Integrity

■ Security-Critical Wire ■ Trojan Wire ■ Guard Wires




AISS Application: Benchmarking Security Techniques w/ Evaluation Targets



Example: automated application of Logic Locking, scaled to the available size, area, and performance constraints

Scaled quantity and position of inverters and bits



1: Design Integrity

2: **Design Confidentiality:** Labeled accelerators representative of DoD protected designs


Enables evaluation of AISS technique's ability to prevent IP theft or misuse, i.e. "Reverse Engineering"

3: Data Confidentiality

4: Device Integrity




AISS Application: Benchmarking Security Techniques w/ Evaluation Targets



Example: automated synthesis / mapping tradeoffs between size + power vs. side channel leakage

Scaled overhead of side channel reduction cell size



1: Design Integrity

2: Design Confidentiality

3: **Data Confidentiality:** Labeled storage areas of crypto keys identify likely targets of an AT threat

Enables evaluation of AISS technique's ability to protect registers/wires with sensitive data from attacker, i.e. "Side Channel"


4: Device Integrity

AT – Anti-Tamper, WDDL – Wave Dynamic Differential Logic, iMDPL – Improved Masked Dual-Rail Precharge Logic

Popp, Thomas, et al. "Evaluation of the masked logic style MDPL on a prototype chip." CHES, 2007
Batina, Lejla, Nele Mentens, and Ingrid Verbauwhede. "Side-channel issues for designing secure hardware implementations." 11th IEEE International On-Line Testing Symposium. IEEE, 2005



AISS Application: Benchmarking Security Techniques w/ Evaluation Targets



1: Design Integrity


2: Design Confidentiality

3: Data Confidentiality

4: Device Integrity: Labeled device versions and pedigree

Enables evaluation of AISS techniques to protect device integrity, i.e. "Supply Chain"

Example: automated design watermarking techniques during synthesis






Outline




- CEP Background
- AISS Role
- **Next Steps**
- Summary





Generator-based CEP


$f(\text{Performance, Size, Power, Security})$



Goal: Parameterized tool flow allowing optimization tradeoff between: Performance, Size, Power, and Security



Generator-based CEP enables parametric SoC configuration



Scala
& **Chisel**

- Better supports security-centric design optimization through parametric inclusion and enabling of security features

Representative AISS and generator-based CEP enabled tool-flow

Specify Architecture

e.g.,
Provenance features

Develop Behavioral Code

e.g.,
Side-channel resistance

Synthesize Design


e.g.,
Circuit obfuscation

Place and Route Design

e.g.,
Guard wires




CEP – Dual Baseline



Provides dual platform independent validation paths



CEP Roadmap – Next Steps



CEP Version	v2.1	v2.2	v2.3
Processor	RISC-V*	RISC-V*	RISC-V*
Bus	AXI4-Lite	AXI4-Lite	AXI4-Lite
OS Support	Transitional (See notes)	Linux	Linux
ASIC Optimized	<ul style="list-style-type: none"> Optimized AES Core Boot via SPI-based Flash Design for Test 	<ul style="list-style-type: none"> Optimized AES Core Boot via SPI-based Flash Design for Test 	<ul style="list-style-type: none"> Optimized AES Core Boot via SPI-based Flash Design for Test
Test Suite / Documentation / Other	<ul style="list-style-type: none"> Unit C code (sim + HW) Waveforms (sim) Regression (sim + HW) 	<ul style="list-style-type: none"> Unit C code (sim + HW) Waveforms (sim) Regression (sim + HW) 	<ul style="list-style-type: none"> Unit C code (sim + HW) Waveforms (sim) Regression (sim + HW)
Languages	Mixed + Chisel	Mixed + Chisel	Chisel + Verilog
Release Date	Aug '19	TBD	TBD
Notes	<ul style="list-style-type: none"> Additional hooks to enable future Linux support 		<ul style="list-style-type: none"> Accelerator cores ported to Chisel

*Air Force Research Lab RISC-V / University of California Berkley Rocket Chip

AES – Advanced Encryption Standard, SPI – Serial Peripheral Interface, TBD – To be determined



Outline



- **CEP Background**
- **AISS Role**
- **Next Steps**

 **Summary**



Summary



- **CEP is a surrogate SoC that enables:**
 - **AISS IV&V activities**
 - **Development and test of AISS toolflows and techniques**
- **RISC-V based CEP release pending:**
 - **Leverages modified version of UCB Rocket Chip**
 - **Supports broad range of verification options**
 - **Contains labeled security targets**
- **Incremental CEP release schedule to deliver features to AISS performers**



Contact Information



CEP Repository: www.github.com/mit-ll/CEP.git

MIT LL Contact Information:

Brendon Chetwynd (781) 981-8212, brendon.chetwynd@ll.mit.edu

Kevin Bush (781) 981-7512, kevin.bush@ll.mit.edu